-STI, N and P Well,

-gate dielectric formation (plasma nitrided thermal oxidation or deposited oxynitride or nitride) -Intrinsic polySi (~150nm) and intrinsic polyGe (~150nm) deposition -Poly Si and PolyGe stack etch

Fig. 1


BEST AVAILABLE COPY

3-6Fig


- Conformal CVD or plasma CVD SiO2 deposition

- RIE directional etching of SiO2

BEST AVAILABLE COPY



SEST AVAILABLE COPY



1. Removal of disposable spacer and liner


2. N+ or P+ extension formation

 oxide or nitride spacer (less than 5nm for N, 15nm for P) formation by CVD deposition followed by RIE etch


- As (for N) or B (for P) ion implantation, (halo implantations if necessary) with appropriate photo process to form implant blocking mask

Fig. 4

BEST AVAILABLE COPY



BEST AVAILABLE COPY



Silicide formation (CoSi2 or NiSi)
Device passivation insulator formation
CVD or PECVD of nitride and BPSG (Boronphosphrous Silicate) and planarization
Contact (W stud) and metal (Cu or Al) wiring formation